

M156525639
EL844051802

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Methods Of Forming Materials Between Conductive
Electrical Components, And Insulating Materials

* * * * *

INVENTORS

Werner Juengling
Kirk D. Prall
Ravi Iyer
Gurtej S. Sandhu
Guy Blalock

ATTORNEY'S DOCKET NO. M122-588

099664 10201
FOI b7 - d

09976624-10101
FOI b7 - d2997660

TECHNICAL FIELD

The invention pertains to methods of forming material adjacent electrical components and to methods of forming material between conductive electrical components. The invention further pertains to insulating materials formed adjacent or between conductive electrical components.

BACKGROUND OF THE INVENTION

A prior art semiconductor wafer fragment 10 is illustrated in Fig. 1. Wafer fragment 10 comprises a substrate 12 and conductive electrical components 14, 16 and 18 overlying substrate 12. Conductive electrical components 14, 16 and 18 may comprise, for example, conductive lines. Such conductive lines may be formed from metal, or conductively-doped polysilicon. Between conductive components 14, 16 and 18 is formed an insulative material 20. Material 20 electrically isolates conductive elements 14, 16 and 18 from one another. Insulative material 20 may comprise materials known to persons of ordinary skill in the art, including, for example, silicon dioxide, silicon nitride, and undoped silicon. Although each of these materials has good insulative properties, the materials disadvantageously have high dielectric constants which can lead to capacitive coupling between proximate conductive elements, such as elements 14, 16 and 18. For instance, silicon nitride has a dielectric constant of about 8 and undoped silicon has a dielectric constant of about 11.8.

1 A prior art method for insulating conductive elements 14, 16
2 and 18 from one another, while reducing a dielectric constant of a
3 material between conductive elements 14, 16 and 18 is illustrated in
4 Figs. 2 and 3. In referring to Figs. 2 and 3, similar numbers to those
5 utilized in Fig. 1 will be used, with differences indicated by the suffix
6 "a" or by different numerals.

7 Referring to Fig. 2, a semiconductor wafer fragment 10a is
8 illustrated. Fragment 10a comprises a substrate 12a, and overlying
9 conductive lines 14a, 16a and 18a. Between lines 14a, 16a and 18a is
10 a carbon layer 22. Conductive lines 14a, 16a and 18a are inlaid within
11 carbon layer 22 by a damascene method. A thin, gas-permeable, silicon
12 dioxide layer 24 is formed over conductive lines 14a, 16a and 18a, and
13 over carbon layer 22.

14 Referring to Fig. 3, carbon layer 22 is vaporized to form voids 26
15 between conductive elements 14a, 16a and 18a. Voids 26 contain a
16 gas. Gasses advantageously have dielectric constants of about 1.

17 It would be desirable to develop alternative methods for insulating
18 conductive elements from one another with low-dielectric-constant
19 materials.

20 21 SUMMARY OF THE INVENTION

22 The invention encompasses methods of forming insulating materials
23 between conductive elements. The invention pertains particularly to
24 methods utilizing low-dielectric-constant materials for insulating conductive

00976524-101201
FOI 2025-04292660

1 elements, and to structures encompassing low-dielectric-constant materials
2 adjacent or between conductive elements.

3 In one aspect, the invention encompasses a method of forming a
4 material adjacent a conductive electrical component. The method
5 includes providing a mass adjacent the conductive electrical component
6 and partially vaporizing the mass to form a matrix adjacent the
7 conductive electrical component. The matrix can have at least one void
8 within it.

9 In another aspect, the invention encompasses a method of forming
10 a material adjacent a conductive electrical component which includes
11 providing a mass comprising polyimide or photoresist adjacent the
12 conductive electrical component. The method further includes at least
13 partially vaporizing the mass.

14 In another aspect, the invention encompasses a method of forming
15 a material between a pair of conductive electrical components. The
16 method includes forming at least one support member between the pair
17 of conductive electrical components. The method further includes
18 providing a mass between the at least one support member and each
19 of the pair of conductive electrical components. Additionally, the
20 method includes vaporizing the mass to a degree effective to form at
21 least one void between the support member and each of the pair of
22 conductive electrical components.

1 In yet another aspect, the invention encompasses an insulating
2 material adjacent a conductive electrical component. The insulating
3 material comprises a matrix and at least one void within the matrix.

4 In yet another aspect, the invention encompasses an insulating
5 region between a pair of conductive electrical components. The
6 insulating region comprises a support member between the conductive
7 electrical components, the support member not comprising a conductive
8 interconnect. The insulating region further comprises at least one void
9 between the support member and each of the pair of conductive
10 electrical components.

11 12 BRIEF DESCRIPTION OF THE DRAWINGS

13 Preferred embodiments of the invention are described below with
14 reference to the following accompanying drawings.

15 Fig. 1 is a diagrammatic cross-sectional view of a prior art
16 semiconductor wafer fragment.

17 Fig. 2 is a diagrammatic cross-sectional view of a semiconductor
18 wafer fragment at a preliminary step of a prior art processing method.

19 Fig. 3 is a view of the Fig. 2 wafer fragment at a prior art
20 processing step subsequent to that of Fig. 2.

21 Fig. 4 is a diagrammatic cross-sectional view of a semiconductor
22 wafer fragment at a preliminary step of a processing method of the
23 present invention.
24

1 Fig. 5 is a view of the Fig. 4 wafer fragment shown at a
2 processing step subsequent to that of Fig. 4.

3 Fig. 6 is a view of the Fig. 4 wafer fragment shown at a step
4 subsequent to that of Fig. 5.

5 Fig. 7 is a diagrammatic cross-sectional view of a semiconductor
6 wafer fragment at a preliminary processing step according to second
7 embodiment of the present invention.

8 Fig. 8 is a view of the Fig. 7 wafer fragment shown at a step
9 subsequent to that of Fig. 7.

10 Fig. 9 is a diagrammatic cross-sectional view of a semiconductor
11 wafer fragment processed according to a third embodiment of the
12 present invention.

13 Fig. 10 is a diagrammatic cross-sectional view of a semiconductor
14 wafer fragment at a preliminary step of a processing sequence according
15 to a fourth embodiment of the present invention.

16 Fig. 11 is a view of the Fig. 10 wafer fragment shown at a
17 processing step subsequent to that of Fig. 10.

18 Fig. 12 is a view of the Fig. 10 wafer fragment shown at a
19 processing step subsequent to that of Fig. 11.

20 Fig. 13 is a diagrammatic cross-sectional view of a semiconductor
21 wafer fragment processed according to a fifth embodiment of the
22 present invention.
23
24

1 Fig. 14 is a diagrammatic cross-sectional view of a semiconductor
2 wafer fragment processed according to a sixth embodiment of the
3 present invention.

4 5 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

6 This disclosure of the invention is submitted in furtherance of the
7 constitutional purposes of the U.S. Patent Laws "to promote the
8 progress of science and useful arts" (Article 1, Section 8).

9 A first embodiment of the present invention is described with
10 reference to Figs. 4-6. In describing the first embodiment, like
11 numerals from the preceding discussion of the prior art are utilized
12 where appropriate, with differences being indicated by the suffix "b" or
13 by different numerals.

14 Referring to Fig. 4, a semiconductor wafer fragment 10b is
15 illustrated. Semiconductor wafer fragment 10b comprises a
16 substrate 12b, and conductive elements 14b, 16b and 18b overlying
17 substrate 12b. Conductive elements 14b, 16b and 18b may comprise,
18 for example, conductive lines. Substrate 12b may comprise, for example,
19 an insulative layer over a semiconductive substrate.

20 Electrical components 14b, 16b and 18b are horizontally displaced
21 from one another, with electrical components 14b and 18b being
22 laterally outwardly displaced from component 16b. A mass 30 is
23 between electrical components 14b and 16b, and between electrical
24

1 components 16b and 18b. Mass 30 is also outwardly adjacent outer
2 conductive elements 14b and 18b.

3 Mass 30 is preferably an insulative material and may comprise, for
4 example, carbon. Alternatively, by way of example only, mass 30 can
5 comprise polyimide or photoresist. In yet other alternative aspects of
6 the invention, mass 30 can comprise a mixture of a material which is
7 substantially non-vaporizable under selected conditions, and a material
8 which is substantially vaporizable under the selected conditions.
9 Accordingly, complete vaporization of the substantially vaporizable
10 material under the selected conditions will only partially vaporize
11 mass 30. As an example, mass 30 can comprise a mixture of carbon
12 and silicon dioxide. As another example, mass 30 can comprise a
13 mixture of carbon and SiC_x . Preferably, if mass 30 comprises SiC_x , "x"
14 will be from about 0.2 to about 1.5. More preferably, if mass 30
15 comprises a mixture of carbon and SiC_x , mass 30 will comprise a
16 mixture from about 20% to about 80% carbon, by volume, and from
17 about 80% to 20% SiC_x , by volume, wherein "x" is from about 0.2 to
18 about 1.5.

19 As will be recognized by persons of ordinary skill in the art, the
20 construction of Fig. 4 may be formed by a number of different
21 methods. For instance, conductive elements 14b, 16b and 18b could be
22 formed first, and mass 30 subsequently deposited over and between
23 conductive elements 14b, 16b and 18b. Mass 30 could then be
24

1 planarized to a level approximately equal with upper surfaces of
2 conductive elements 14b, 16b and 18b.

3 As another example, mass 30 could be deposited between an
4 adjacent conductive lines 14b, 16b and 18b, without being deposited over
5 conductive lines 14b, 16b and 18b.

6 In yet another example, mass 30 could first be formed over
7 substrate 12b, and subsequently conductive elements 14b, 16b and 18b
8 could be formed within mass 30 by a damascene method. Conductive
9 electrical components 14b, 16b and 18b would thereby effectively be
10 formed within an expanse of mass 30.

11 If mass 30 comprises carbon, the carbon may be deposited by
12 plasma decomposition of $C(n)H(2n)$ or $C(n)H(2n)X(n)$, wherein "X" is
13 a halogen such as Br, Cl, I, etc. The deposited carbon is preferably
14 about 10,000 Angstroms thick and can be porous. Porosity of a
15 deposited carbon layer can be adjusted by adjusting deposition
16 parameters, such as, plasma power, temperature, pressure, etc.

17 Referring to Fig. 5, a layer 32 is formed over mass 30, and over
18 conductive elements 14b, 16b and 18b. Layer 32 preferably comprises
19 a gas permeable insulative material and may comprise, for example,
20 silicon dioxide. Layer 32 will preferably be relatively thin, such as
21 about 500 Angstroms thick. If layer 32 comprises silicon dioxide, the
22 layer may be formed, for example, by sputter deposition. As will be
23 discussed below, mass 30 can be partially or substantially totally
24 vaporized after provision of layer 32. Preferably, layer 32 and mass 30

comprise materials which permit mass 30 to be partially or substantially totally vaporized under conditions which do not vaporize layer 32.

Referring to Fig. 6, mass 30 (shown in Fig. 5) is partially vaporized to form a matrix 34 between conductive elements 14b, 16b and 18b. Matrix 34 is also formed outwardly adjacent outer conductive elements 14b and 18b. Matrix 34 can alternatively be referred to as a web, skeleton or scaffolding.

The partial vaporization of mass 30 (shown in Fig. 5) can be accomplished by exposing wafer fragment 10b to an oxidizing ambient at a temperature of from about 200°C to about 400°C. Appropriate oxidizing ambients include, for example, O_3 , plasma O_3 , H_2O_2 , plasma H_2O_2 , combinations of O_3 and H_2O_2 , and combinations of plasma O_3 and H_2O_2 . It is thought that the partial vaporization of mass 30 occurs as excited oxygen atoms diffuse through material 32 and volatilize material 34. For instance, if material 34 comprises carbon, the material will be converted into a gas comprising CO_2 and/or CO , which can diffuse out through layer 32.

Matrix 34 comprises voids 36. If pores were originally present in layer 30, such pores can expand as mass 30 is vaporized to form voids 36. Preferably, matrix 34 comprises at least one void 36 between each pair of conductive elements. Typically, matrix 34 will comprise a plurality of voids 36 between each pair of conductive elements. The voids and partially vaporized material of matrix 34 provide an insulative material between conductive lines 14b and 16b, and between conductive

1 lines 16b and 18b, which preferably has a decreased dielectric constant
2 relative to mass 30 (shown in Fig. 5). Accordingly, the conversion of
3 mass 30 to partially vaporized matrix 34 can advantageously decrease
4 capacitive coupling between paired conductive elements 14b and 16b,
5 and between paired conductive elements 16b and 18b. Preferably,
6 matrix 34 has a dielectric constant of less than or equal to about 2.

7 An advantage of the embodiment discussed above with reference
8 to Figs. 4-6, relative to the prior art method discussed in the
9 "Background" section, is that matrix 34 provides a skeletal support
10 structure in the embodiment of the present invention. Such skeletal
11 support structure can assist in supporting layer 32 over an expanse
12 between paired conductive elements 14b and 16b, and over an expanse
13 between paired conductive elements 16b and 18b. Also, matrix 34 can
14 assist in supporting layer 32 outwardly adjacent outer conductive
15 elements 14b and 18b. Further, due to the supporting properties of
16 matrix 34, layer 32 may be formed either before or after partial
17 vaporization of mass 30 (shown in Fig. 5).

18 A second embodiment of the present invention is described with
19 reference to Figs. 7-8. In describing the second embodiment, like
20 numerals from the preceding discussion of the first embodiment are
21 utilized, with differences being indicated by the suffix "c" or with
22 different numerals.

23 Referring to Fig. 7, a semiconductor wafer fragment 10c is
24 illustrated. Wafer fragment 10c comprises a substrate 12c. Conductive

1 electrical components 14c, 16c and 18c overlie substrate 12c. Electrical
2 components 14c, 16c and 18c are horizontally displaced from one
3 another, with electrical components 14c and 18c being outwardly
4 displaced from component 16c. A mass 30c is between electrical
5 components 14c and 16c, and between electrical components 16c
6 and 18c. Mass 30c is also outwardly adjacent outer conductive
7 elements 14c and 18c. Mass 30c does not comprise carbon, and
8 preferably comprises either polyimide or photoresist. Substrate 12c may
9 comprise, for example, an insulative material over a semiconductive
10 wafer. Conductive elements 14c, 16c and 18c may comprise, for
11 example, metal lines.

12 A layer 32c is formed over mass 30c, and over conductive
13 elements 14c, 16c and 18c. Layer 32c preferably comprises an
14 insulative material, and may comprise, for example, silicon dioxide. The
15 structure of Fig. 7 is quite similar to the structure of Fig. 5, and may
16 therefore be formed by methods such as those discussed above regarding
17 Fig. 5, with the exception that mass 30c will not comprise carbon.

18 Referring to Fig. 8, mass 30c (shown in Fig. 7) is substantially
19 totally vaporized to form voids 36c between conductive elements 14c,
20 16c and 18c, and outwardly adjacent outer conductive elements 14c
21 and 18c. Mass 30c can be substantially totally vaporized by exposing
22 wafer 10c to an oxidizing ambient at a temperature of from
23 about 200°C to about 400°C. The difference between whether a mass,
24 such as mass 30 of Fig. 5, or mass 30c of Fig. 7, is partially vaporized

(as shown in Fig. 6) or substantially totally vaporized (as shown in Fig. 8) can be determined by the time of exposure of a wafer fragment, such as 10b or 10c, to an oxidizing ambient at a temperature of from about 200°C to about 400°C. Such times are readily determinable by persons of ordinary skill in the art.

The second embodiment of the present invention (discussed above with reference to Figs. 7 and 8) differs from the prior art method of discussed above in the Background section in that the second embodiment utilizes an insulative layer 30c which does not comprise carbon, such as a layer of photoresist or polyimide. Such use of photoresist or polyimide insulative layers offers distinct advantages over the prior art use of carbon insulative layers. For instance, while carbon is typically applied by vapor deposition techniques, polyimide and photoresist can be applied by spin-on-wafer techniques. Spin-on-wafer techniques enable the polyimide or photoresist to be applied with a relatively planar upper surface. Such planar upper surface can eliminate planarization processes from some applications of the present invention which would otherwise require planarization processes.

Also, spin-on-wafer techniques offer an advantage in that a solvent can be incorporated into a spin-on-wafer applied layer. Such solvent can be vaporized or otherwise removed from the applied layer during vaporization of the applied layer to increase the size or amount of voids formed within the applied layer. The amount of solvent incorporated into a spin-on-wafer applied layer can be controlled by

1 varying the amount and type of solvent utilized during a spin-on-wafer
2 application of a layer. For instance, a first relatively volatile solvent
3 and a second relatively non-volatile solvent could both be utilized during
4 a spin-on-wafer application. The first solvent would largely evaporate
5 from an applied layer during formation of the layer while the second
6 solvent would substantially remain within the applied layer.

7 Fig. 9 illustrates a third embodiment of the present invention.
8 In describing the third embodiment, like numerals from the preceding
9 discussion of the second embodiment are utilized, with differences being
10 indicated by the suffix "d" or with different numerals.

11 Referring to Fig. 9, a wafer fragment 10d comprises a
12 substrate 12d and conductive elements 14d, 16d and 18d overlying
13 substrate 12d. A layer 32d overlies conductive elements 14d, 16d
14 and 18d. Voids 36d are formed between conductive elements 14d, 16d
15 and 18d. Voids 36d can be formed, for example, by methods analogous
16 to those discussed above with reference to Figs. 7 and 8, or by
17 methods utilizing substantially total vaporization of a carbon-comprising
18 material.

19 Wafer fragment 10d further comprises support members 38 formed
20 between conductive elements 14d and 16d, and between conductive
21 elements 16d and 18d. Support members 38 can advantageously assist
22 in supporting layer 32d over the voids 36d between conductive
23 elements 14d, 16d, and 18d. Support members 38 may comprise either
24 insulative material or conductive material, but preferably do not

comprise a conductive interconnect. Accordingly, support members 38 are preferably electrically isolated from conductive elements 14d, 16d and 18d, as well as from other conductive structures which may be comprised by an integrated circuit formed on wafer fragment 10d.

Support members 38 can be formed by methods readily apparent to persons of ordinary skill in the art. An example method comprises forming support members 38 between conductive elements 14d, 16d and 18d and subsequently forming a mass, such as mass 30 of Fig. 5 or mass 30c of Fig. 7 between the support members and conductive elements. Layer 32d could be then formed over the mass, over conductive elements 14d, 16d and 18d, and over support members 38. Next, the mass could be either partially or substantially totally vaporized to leave voids, such as voids 36d, between support members 38 and conductive elements 14d, 16d and 18d.

An alternative method of forming support members 38 would comprise forming the support members within an expanse of a mass, such as the mass 30 of Fig. 5, or the mass 30c of Fig. 7, by a damascene method.

It is noted that structure 38 may be utilized with either methods of partial vaporization of insulative materials, such as the method described with reference to Figs. 4-6, or with methods of substantially total vaporization of insulative materials, such as the method discussed above with reference to Figs. 7-8.

A fourth embodiment of the present invention is described with reference to Figs. 10-12. In describing the fourth embodiment, like numerals from the preceding discussion of the first embodiment are utilized where appropriate, with differences being indicated with the suffix "e" or with different numerals.

Referring to Fig. 10, a semiconductor wafer fragment 10e is illustrated. Wafer fragment 10e comprises a substrate 12e and conductive elements 14e, 16e, 18e and 40 overlying substrate 12e. A mass 30e is formed over conductive elements 14e, 16e, 18e and 40, as well as between the conductive elements. Mass 30e preferably comprises an insulative material, and can comprise materials such as those discussed above regarding mass 30 (shown in Fig. 4). Mass 30e extends entirely from conductive element 14e to conductive element 16e, entirely from conductive element 16e to conductive element 18e, and entirely from conductive element 18e to conductive element 40.

Referring to Fig. 11, mass 30e is anisotropically etched to remove mass 30e from over conductive elements 14e, 16e, 18e and 40, and to remove mass 30e from between conductive elements 18e and 40. The anisotropic etching forms spacers 42 from mass 30e adjacent conductive element 40 and adjacent conductive elements 14e and 18e.

After the anisotropic etching mass 30e extends entirely from conductive element 14e to conductive element 16e and entirely from conductive element 16e to conductive element 18e, but no longer extends entirely from conductive element 18e to conductive element 40.

As will be recognized by persons of ordinary skill in the art, methods for anisotropically etching mass 30e will vary depending on the chemical constituency of mass 30e. Such methods will be readily recognized by persons of ordinary skill in the art. An example method for anisotropically mass 30e when mass 30e comprises carbon is a plasma etch utilizing O₂.

A layer 32e is formed over spacers 42, over mass 30e, and over conductive elements 14e, 16e, 18e and 40. Layer 32e preferably comprises a material porous to gas diffusion, such as a silicon dioxide layer having a thickness of about 500 Angstroms or less.

Referring to Fig. 12, mass 30e (shown in Fig. 11) is substantially totally vaporized to form voids 36e. After such substantially total vaporization of mass 30e, spacers 42 comprise an insulative space. Methods for substantially totally vaporizing mass 30e can include methods discussed above with reference to Figs. 8 and 9.

A fifth embodiment of the present invention is described with reference to Fig. 13. In describing the fifth embodiment, like numerals from the preceding discussion of the fourth embodiment are utilized where appropriate, with differences being indicated by the suffix "f" or by different numerals.

Referring to Fig. 13, a wafer fragment 10f is illustrated. Wafer fragment 10f comprises a substrate 12f, and conductive electrical components 14f, 16f, 18f and 40f overlying substrate 12f. An insulative material 32f overlies components 14f, 16f, 18f, 40f, and substrate 12f.

1 Wafer fragment 10f is similar to the wafer fragment 10e of Fig. 12,
2 and may be formed by similar methods. Wafer fragment 10f differs
3 from the wafer fragment 10e of Fig. 12 in that wafer fragment 10f
4 comprises a matrix 34f of partially vaporized material. Matrix 34f can
5 be formed from the mass 30e of Fig. 11 utilizing methods discussed
6 above with reference to Fig. 6. Matrix 34f comprises voids 36f.

7 Wafer fragment 10f further comprises spacers 42f adjacent
8 conductive elements 14f, 18f and 40f, with spacers 42f comprising
9 matrix 34f and at least one void 36f.

10 It is noted that in forming the fifth embodiment of Fig. 13,
11 material 32f may be formed either before or after formation of
12 matrix 34f.

13 A sixth embodiment of the present invention is described with
14 reference to Fig. 14. In describing the sixth embodiment, like numerals
15 from the preceding discussion of the first five embodiments are utilized
16 where appropriate, with differences being indicated by the suffix "g" or
17 by different numerals.

18 Referring to Fig. 14, a wafer fragment 10g is illustrated. Wafer
19 fragment 10g comprises a substrate 12g and conductive elements 50, 52,
20 54, 56, 58, 60, 62 and 64. Unlike the first five embodiments, the sixth
21 embodiment of Fig. 14 comprises conductive elements which are
22 vertically displaced from one another, for example, elements 50, 52
23 and 54, as well as conductive elements which are horizontally displaced
24 from each other, for example, conductive elements 54, 56 and 58. Over

1 conductive elements 52, 54, 56, 58, 60, 62 and 64 is a gas permeable
2 insulative layer 32g.

3 Wafer fragment 10g further comprises voids 36g adjacent and
4 between conductive elements 50, 52, 54, 56, 58, 60, 62 and 64.
5 Voids 36g may be formed utilizing the methods discussed above
6 regarding the first five embodiments of the invention. For example,
7 voids 36g may be formed by providing a mass, analogous to mass 30c
8 of Fig. 7, adjacent and between conductive elements 50, 52, 54, 56, 58,
9 60, 62 and 64, and subsequently substantially totally vaporizing the mass
10 to form voids 36g. Alternatively, voids 36g could be formed within a
11 matrix (not shown) analogous to matrix 34 of Fig. 6 utilizing methods
12 such as those discussed above with reference to Figs. 6 and 13. For
13 instance, a mass analogous to mass 30 of Fig. 5 may be formed
14 adjacent and between conductive elements 50, 52, 54, 56, 58, 60, 62
15 and 64 and subsequently partially vaporized to form a matrix adjacent
16 and between the conductive elements.

17 Wafer fragment 10g further comprises support members 70, 72, 74,
18 76 and 78. Support members 70, 72, 74, 76 and 78 may be formed
19 by methods analogous to the methods discussed above for forming
20 support member 38 with reference to Fig. 9. Support members 70, 72,
21 74, 76 and 78 preferably comprise sizes and shapes analogous to
22 conductive elements formed at a common elevational level with the
23 support members. Accordingly, support members 70 preferably comprise
24 sizes and shapes analogous to that of conductive element 50; support

0997624 10404

1 members 72 preferably comprise sizes and shapes analogous to that of
2 conductive element 52; support members 74 preferably comprise sizes
3 and shapes analogous to those of conductive elements 54, 56 and 58;
4 support members 76 preferably comprise sizes and shapes similar to that
5 of conductive element 60; and support members 78 preferably comprise
6 sizes and shapes similar to those of conductive elements 62 and 64.
7 Such advantageous similarity of the sizes and shapes of support
8 members with sizes and shapes of conductive elements at similar
9 elevational levels to the support members can advantageously assist in
10 maintaining a substantially planar upper layer 32g.

11 . In compliance with the statute, the invention has been described
12 in language more or less specific as to structural and methodical
13 features. It is to be understood, however, that the invention is not
14 limited to the specific features shown and described, since the means
15 herein disclosed comprise preferred forms of putting the invention into
16 effect. The invention is, therefore, claimed in any of its forms or
17 modifications within the proper scope of the appended claims
18 appropriately interpreted in accordance with the doctrine of equivalents.
19
20
21
22
23
24